ABSTRACT Diabetic patients use therapy from the insulin pump, a type of implantable medical device, for the infusion of insulin to control blood glucose level. While these devices offer many clinical benefits, there has been a recent increase in the number of cases, wherein, the wireless communication channel of such devices has been compromised. This not only causes the device to malfunction but also potentially threatens the patient's life. In this paper, a neural networks-based multi-layer perceptron model was designed for real-time medical device security. Machine learning algorithms are among the most effective and broadly utilized systems for classification, identification, and segmentation. Although they are effective, they are both computationally and memory intensive, making them hard to be deployed on low-power embedded frameworks. In this paper, we present an on-chip neural system network for securing diabetic treatment. The model achieved 98.1% accuracy in classifying fake versus genuine glucose measurements. The proposed model was comparatively evaluated with a linear support vector machine which achieved only 90.17% accuracy with negligible precision and recall. Moreover, the proposal estimates the reliability of the framework through the use of the Bayesian network. The proposed approach enhances the reliability of the overall framework by 18% when only one device is secured, and over 90% when all devices are secured.
I. INTRODUCTION
Implantable Medical Devices (IMDs) are commonly used in present day therapeutic care. The improvements enabled by these easy-to-use devices has ushered a powerful change in the life of the general population. IMDs have extended the capacity of doctors to diagnose and treat infections, thus benefiting patients by moving them towards well-being and their personal satisfaction. Nevertheless, security for IMDs has always been a complex and debatable issue. The vulnerability posed by wireless channels and device malfunction gives rise to potentially unintended consequences, thereby leading to security and privacy risks in IMDs.
Insulin pumps are one of the most widely used IMDs in the market. These small devices are used to infuse medicine and other necessary nutrients inside the patient's circulatory systems to maintain glucose levels. They give exact insulin dosage by delivering small measured amounts at prescribed intervals in order to guarantee normal functioning of the body. The widespread adoption of these devices is reflected in a recent Medtronic MiniMed Paradigm report, which puts the company's overall introduced base as high as 700,000 patients, and given a F1Q15 income split of 58% US and the rest worldwide, that approximates to 407,000 patients in the US and 293,000 patients globally [1] .
IMDs ability to communicate autonomously over a network makes them vulnerable to yield private information of the patients and medical instructions. Jay Radcliffe, a diabetic analyst with digital security firm Rapid7 Inc, said he had identified several routes for a programmer to spoof communication between the remote control and the insulin pump, possibly constraining it to convey unapproved insulin infusions [2] . From 2005 to 2009, there were 56,000 adverse events in insulin pump frameworks, with 45% of those unfriendly occasions credited specifically to insulin pumps [3] . As sensors and pumps become smaller, diminishing computational and power capability can further negatively influence their security. The subsequent unpredictability warrants further investigation in security and well-being of patients.
FIGURE 1. Insulin pump therapy framework.
A typical insulin pump comprises of number of wireless connected components such as an insulin pump, continuous glucose monitor and associated communication devices such as mobile phones, and computers, as shown in Figure 1 . Data integrity is an important task which ensures that all changes to the data, both unintentional and intentional, are detected correctly. There are various ways an attacker can cause security and privacy breaches in an insulin pump framework. One such way is the wireless communication channel. Wireless channels of insulin pump frameworks present extra intricacy and potential vulnerabilities. Security challenges posed by wireless channel are of specific concern. For example, an intruder can meddle with pump communication and undermine patient wellbeing.
At the insulin pump level, programming can be modified in a number of ways such as (1) altering the issued remote pump commands; (2) producing unapproved remote pump commands; (3) remotely changing the product or settings on the gadget; and (4) denying communication with the pump gadget. While Blood glucose monitors have traditionally been used to measure blood glucose levels, today they are also used for remote transmission. Blood glucose monitors are also important for collaboration with peripheral devices such as Personal Computer (PC). Results of a security breach may include: (1) changes in glucose levels from the blood glucose monitor to the pump or other associated devices by breaching the wireless channel; and (2) changes to the blood glucose monitor programming by a PC. Blood glucose monitors presently connect with desktop PCs to enable a patient to utilize information investigation instruments on their blood glucose estimates. Tragically, the interface between a blood glucose monitor and PC could be compromised (e.g., through a virus infection). Continuous glucose monitor can also be attacked by altering the wireless transmission of blood glucose values; or generating records of new glucose values.
Other connected devices such as mobile phones or the PC are a necessary piece in a patient's toolset for understanding their glucose measurements. They can be compromised to (1) change insulin pump settings; (2) modify existing blood glucose information; (3) include fresh glucose information values [7] .
The objective of this paper is to devise a novel method to secure diabetic treatment on insulin pumps for intrusion detection, and to implement the design on FPGA to compare and contrast techniques to deal with insulin pump therapy security. This paper uses Multi-Layer Perceptron (MLP) model for the classification of medical instructions sent from IMD's to the patient. Additionally, this paper estimates the reliability of the overall system through Bayesian network methodology by calculating the probability of injecting false readings on each wireless device. While achieving high performance, machine learning based techniques [5] , [6] require significantly more calculation and memory assets than customary classification techniques.
Device edge processing is a fairly novel paradigm in which much of the processing takes place at the edge of the network (not in the network core). Field Programmable Gate Array (FPGA) is proving out to be a promising hardware computing platform for device edge processing, which can accomplish extensive performance while essentially enhancing energy proficiency contrasted to product equipment. In this paper, a FPGA implementation of an efficient MLP neural network is designed for providing security in the insulin pump. Also, Bayesian network methodology is utilized to determine the reliability of the framework. The paper is structured as follows: Section II presents the related work on insulin pump security. Section III describes the proposed work which utilizes the concept of MLP to distinguish between genuine and fake insulin dosage. The proposed work is implemented on FPGA to investigate the memory and storage requirements for implementing MLP classifier. Section IV presents the results and comparative analysis of the proposed methodology with linear SVM. Section V discusses the integration of our scheme with other solutions proposed for IMD's. Section VI concludes the paper.
II. RELATED WORK
Security solutions for IMDs can be categorized into two types namely intrusion avoidance and intrusion detection: biometric approaches, distance/proximity based techniques, key management protocols, audit mechanisms, and external device methodologies are examples of the former, while anomaly detection mechanisms is an example of the latter [16] . Biometric approaches take in unique biological characteristics of people such as retina scan [12] or heart signals [19] to provide authentication. Biometric approaches are not able to accommodate changes to the biometric overtime. Additionally, sample collection phase is influenced by environmental conditions and user training. Distance-based approaches estimate the distance between the IMD and caregiver by measuring the transmitted and received data in proximity through piezoelectric elements [17] , Diffie Hellam protocol [22] , and near-field communication [23] . These approaches provide weak authentication since the adversary can come close to the patient to breach the security provided by distance-based techniques. Key management protocols exchange keys in order to provide authentication between patient and caregiver. Symmetric [17] , public keys [18] and physiological signals [20] are used in IMD for the generation of keys. However, key generation protocols are computationally intensive and they may suffer from zero-day attack (when the key was not exchanged yet) due to the extra waiting time for the generation and exchange of keys. Audit logs [21] are sometimes stored in the patient's IMD for keeping a track of the transactions that have occurred in the device. However, this particular approach exhausts the limited memory of the resource-constrained devices. External device methodologies employ extra devices to be worn to provide authentication such as IMDGaurd [24] , MedMon [25] , IMDShield [26] , Cloaker [27] . These methodologies not only require extra gadget to be carried beside the wireless medical device but also consume battery life of the medical device. Additionally, the adversary can come close to the patient and disrupt the functionality of the device. Table 1 shows the qualitative comparison of existing techniques.
The proposed work falls under intrusion detection category. In literature, Support Vector Machines (SVM) technique is used for classifying genuine vs fake glucose dosages. The work presented by [8] utilized the patients IMD access pattern to design a SVM based scheme to address resource depletion attacks, in which IMDs battery is depleted by sending unnecessary and repeated commands. The IMDs access pattern is obtained from the patient's data which has features such as the type of action, duration of action, date and time. These features are fed into the SVM for the training. The paper shows that the average detection rate of resource depletion attack based on SVM scheme is 90%. Along similar lines, the work presented in [9] utilizes supervised ways to learn typical patient infusion patterns such as measurement dosage, rate, and time of implantation, recorded in insulin pump logs. The regression models that are produced are utilized to powerfully design a safe infusion range for anomalous implantation recognizable proof. This model incorporates two sub-models for bolus viz. irregular measurements identification and basal anomalous rate discovery. However, the model has been tested only on a limited dataset (only four patients) and the processing was made over a fixed history window. Besides this, several papers ( [11] - [14] ) have studied security related issues.
In this paper, a concrete method has been designed for maintaining the integrity of glucose data (i.e., detecting changes to measured glucose results) maintaining the integrity of system settings; and ensuring software has not been undetectably altered. In our earlier work [10] , we have used an accurate and efficient methodology (Multi-Layer Perceptron neural network) to protect insulin pump framework by distinguishing fake and genuine glucose dosage. We also used the Bayesian network for reliability estimation of the insulin pumps. The model was tested on diabetes database having 30,000 samples. The proposed model showed significant gains in the assessment metrics such as accuracy and reliability.
In this paper, hardware implementations of machine learning approaches are conducted to investigate the device storage and memory utilization. MLP on FPGA is used for the aforementioned problem. A FPGA is a chip that comprises of unconfigured logic gates allowing configuration and reconfiguration capability unlike an application-specific integrated circuit (ASIC). FPGAs are utilized where the cost of creating and manufacturing an ASIC is restrictive or the equipment must be reconfigured after being placed into service. FPGAs show up in gadgets, for example, electronic instruments, shopper electronics, autos, airplane, and application-particular PC equipment. Since FPGAs can be utilized to implement custom calculations in hardware, they offer advantages over processors, for example, exact timing and synchronization, rapid decision making, and concurrent execution of parallel operations [4] .
For a secure and dependable IMD, we plan to investigate how we can employ well-known learning models and achieve the following objectives:
• Design a MLP scheme for classifying genuine and fake measurements.
• Develop real-time FPGA algorithms for both MLP and linear SVM for comparative study.
• Estimate the reliability of the network through Bayesian Network Methodology.
• Compare the aforementioned techniques on machine learning metrics and FPGA resource utilization metrics.
III. PROPOSED WORK: MLP ON CHIP
The work described in this paper has three essential blocks, namely, the MLP model, the FPGA implementation, and the Bayesian Network. The MLP model is deployed at the input end of the wireless devices to ensure that the glucose measurements and/or commands sent by the pump are genuine and alert the user when there is any possibility for an attack through injecting fake measurements/commands. The FPGA is used to deploy the proposed MLP model and linear SVM model to compare and contrast the FPGA resource utilization metrics. While the MLP model is used to ensure intrusion-free devices, Bayesian network will ensure the reliability of the whole wireless network using the probabilities of attack on individual devices. Here, we build the MLP secure module to secure each device, then we try to design the Bayesian network to assess the reliability of the entire network under different probabilities of attacks at each device. This section entails the description for each of the blocks.
A. MULTI-LAYER PERCEPTRON MODEL
Neural networks is a subset of machine learning that researchers use to show how basic models of human brains can be utilized to solve difficult tasks like predictive modeling. The neural networks are capable of learning and representing the information and relating it to the output variable that needs to be predicted. Scientifically, they are fit for adapting any mapping function to yield effective approximation. The predictive capacity of neural systems originates from the various single or multi-layered structures of the systems. The typical building block of a neural network system is an artificial neuron. These are basic computational units that have weighted input information and deliver an output utilizing an activation function. The overall computation comprises of two phases namely, forward and backward propagation, where in the feedback from the forward phase is sent back to the backward prorogation phase. During the forward propagation, the output is predicted on the basis of repetitive weighted input computation and activation function. During the backward propagation, the total error at the output nodes computed during forward propagation is propagated back through the network to calculate the gradients. Gradient descent method, a type of optimization process, adjusts all weights in the network with an aim of reducing the error at the output layer. Mathematically, each forward propagation process can be represented as:
where, w denotes the vector of weights, X is the set of input features, b is the bias and θ is the activation function. In this paper, weights follow the normal distribution which means weights are initialized to small Gaussian random values (zero mean and standard deviation of 0.05).
The choice of activation function is the most important aspect of the output layer as it defines the format that predictions take. For the output layer, logistic sigmoid activation function ( 1 1+e −X ) is used. Sigmoid function is used for classification, as it has important characteristics like nonlinearity, differentiability and the (0, 1) range to give us a probability of return values. Use of hyperbolic tangential function (Tanh) provides finer gradients as the range lies in [−1, 1] compared to that of sigmoid function which is [0, 1]. The activation function for hidden layers is chosen as tanh(X) = ( 2 1+e −2X −1) which makes the data centered around 0 with high derivative values. Tanh function is also non-linear and differentiable. Its output is in the (−1, 1) range and its maximum derivative is one which allows us to pass error through the layers.
During the backward propagation, gradient descent method is used to minimize the error between the output produced and the desired output. Here, the purpose is to minimize the objective function J (θ) where:
The process is repeated iteratively to compute the desired output with minimum error. Given the large scale parallelism and fixed-point data manipulation, such an implementation is ideal for FPGAs. In this work, the MLP model is developed with 10 features which act as the input neuron and two hidden layers as shown in Figure 2 . Number of hidden layers is chosen as 2 since it can represent an arbitrary decision boundary to arbitrary accuracy with rational activation functions and can approximate any smooth mapping to any accuracy [15] . Since it is a classification problem, the output is a single neuron which predicts the output as a fake or genuine dosage. The weights were initialized as normal for small random numbers generated from a Gaussian distribution.
B. FPGA IMPLEMENTATIONS
FPGAs accomplish hardware interfacing and computational tasks in embedded device for re-programming and parallelism. Such devices are generally used when determinism (such as in a control system), low latency (such as in an emulator) or processing performance is required. This paper uses FPGA as a representative computing platform on the device edge, for determining the processing performance, memory, and storage requirements for next-generation neural network algorithms on actual hardware. FPGA contains a lattice of reconfigurable gate array logic hardware. FPGAs are designed in such a way that the internal hardware is associated to make the equipment as a programming/software application. Unlike Digital Signal Processors (DSPs) and Graphic Processing Unit (GPUs), FPGAs utilize LookUp Tables (LUTs) , registers, block RAM and floating point accelerators for processing logic and do not require an operating system. FPGAs are parallel in nature, so data independent operations do not require to fight for the same limited resources. Thus, the execution of the program in the application is not influenced at the point when extra operations are included.
A single FPGA can replace a huge number of discrete segments by joining a large number of logic gates in a solitary integrated circuit chip. The internal resources of a FPGA chip comprise of a network of configurable logic blocks encompassed by periphery multiple I/O blocks. Signals are routed within the FPGA matrix by programmable interconnect switches and wire routes. This paper utilizes NI myRIO which features a 667 MHz dual-core ARM Cortex-A9 programmable processor and a customizable Xilinx FPGA, as a representative of an edge device. A Programmatic FPGA Interface Communication was used, where the FPGA TopVI runs on the FPGA device (to be run at insulin pump), and the host VI runs to be run at the host computer. In other words, the HostVI delivers the data and fetches the calculated data from the FPGA.
C. BAYESIAN NETWORK
The Bayesian Network is capable of modeling decisionmaking under uncertainty. It uses Bayes rule for determining the reliability of the overall system. In this paper, Bayes rule is used to determine the probability of system failure(f) when an attack occurs, which is determined by the following equation:
where; p(f |a) is the posterior probability of the attack belonging to the failure given the attack set; p(f) is the prior probability of the occurrence of the failure; p(a|f ) is the likelihood of occurrence of the attack set given the failure occurs; p(a) is the probability of occurrence of the attack set which is independent of the failure. p(a) remains constant for any input which states that the posterior probability is proportional to the product of prior probability and likelihood. The prior probability and the likelihood are estimated using the Maximum A Posteriori (MAP) estimates as given by the following formula:f
wheref is the estimated probability of system failure and n is the number of components in the system.
IV. PERFORMANCE EVALUATION
Following the steps of our proposed design, this section will first investigate the performance of the MLP model as compared to the linear SVM proposed algorithms [8] , [9] , with respect to metrics, such as accuracy, precision, recall, F1-score. These measurements are computed on correctly classified (true positives, true negatives), and incorrectly classified (false positives, false negatives) measurements. Then, we introduce the FPGA implementations and provide the comparative study in terms of resource utilization related to memory and space. The FPGA resource utilization metrics include the number of configurable logic blocks, settled functional logic blocks, DSP48s and size of memory. Finally, we analyze the reliability of the insulin pump network using Bayesian network concept under the possibility of individual attacks on the devices.
A. DATASET
The classification task involves predicting the genuine or fake glucose dosage using diabetic dataset obtained from the UCI machine learning repository [29] . The dataset has 10 features and one output label:
• Age (years): Age of patient • Plasma glucose concentration a 2 hours in an oral glucose tolerance test Glucose measurement To evaluate the performance of the proposed approach, experiments were run on nearly 12000 representative data sets from the diabetes repository having aforementioned measurements from the diabetic patients. The dataset was divided in a manner such that 60% was used for training and the rest was tested in real time. Also, among the above features, age and date are typically static (values are fixed for definite amount of time) and thus can be measured offline. The rest of the features are real-time measurements.
B. TESTBED SETUP
For experimental analysis, NI myRIO real-time embedded system was used as shown in Figure 3 . This board includes analog inputs, analog outputs, digital I/O lines, LEDs, a push button, an onboard accelerometer, a Xilinx FPGA, and a dualâĂŘcore ARM CortexâĂŘA9 processor. The device was programmed using NI LabVIEW 2015, NI Real Time Module, and NI-RIO driver. NI LabVIEW FPGA Compile Cloud Service was used to offload FPGA compilations to a highperformance, high-reliability cloud server to reduce the compile time of LabVIEW FPGA VIs. A VI is a program written in LabVIEW.
A Programmatic FPGA Interface Communication was used, where the FPGA TopVI runs on the FPGA device (to be run at insulin pump), and the host VI runs on the host computer. In other words, the HostVI delivers the data and fetches the calculated data from the FPGA. The LabVIEW block diagram for FPGA (TopVI) implementation is shown in Figure 4 .
The FPGA VI implements the firmware that is responsible for picking the activation function, processing data, and staging processing resources and storage. It runs in a timed loop running either at 25MHz or 40MHz. LabVIEW FPGA module compiles this code and converts it into a bitfile that is downloaded to the FPGA. This firmware communicates with the host computer via the Host VI shown in Figure 5 . The HostVI facilitates user selection of activation function and communication of the host level parameters with the FPGA. NI myRIO provides an ideal prototyping platform with capabilities to test the performance of the algorithm and resource utilization. Once this initial prototyping is VOLUME 6, 2018 completed and performance is validated, the FPGA co-processing can be migrated to System on Module devices from NI sbRIO-96 [30], which can then be integrated into IMDs.
C. PERFORMANCE METRICS 1) MACHINE LEARNING METRICS
The performance of the model was tested on accuracy, precision and recall. These factors are determined in the light of true positive T p (genuine measurements correctly classified), true negative T n (fake measurements correctly classified), false negative F n (fake measurements incorrectly classified) and false positive F p (genuine measurements incorrectly classified) [28] :
• Accuracy: Accuracy is defined as the ratio of true outcomes to the total number of outcomes.
• Precision: Precision is defined as the ratio of fake measurements correctly classified with respect to true positive and false positive.
• Recall: Recall is defined as the ratio of fake measurements correctly classified to all the fake measurements.
Recall(R) =
• F1-Score: It is defined as the harmonic mean of precision and recall.
• Complexity: Complexity is the measure of the behavior of the model which requires several interactions among the components to reach an optimal solution.
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Time complexity is defined as the number of computations involved in reaching a solution which is a function of the size of the problem. Space complexity is calculated in reference to the amount of computer memory required during program execution, as a function of the input size [10] .
2) FPGA RESOURCE UTILIZATION METRICS
Each FPGA chip, is made out of a limited number of predefined resources with programmable interconnections. These interconnections actualize the advanced circuit outlined with the LabVIEW FPGA Module. When a FPGA VI is made, a circuit schematic is outlined that portrays how rationale pieces are wired together on the FPGA. The compilation process make an interpretation of the FPGA VI into the FPGA circuit. The resources which are essential to consider when planning a FPGA implementation are:
• Number of configurable logic blocks (Flip-Flops, LUTs, and Slices): They have the capacity to perform logic functions. Logic resources are assembled in slices to make configurable logic blocks. A slice comprises of LUTs, flip-flops and multiplexers. A LUT is an accumulation of logic gates hard-wired on the FPGA. LUTs store a predefined list of outputs for each mix of information sources and give a quick approach to recover the output of a logic operation. A flip-flop is a circuit fit for two stable states and represents a single bit. A multiplexer is a circuit that chooses between at least two sources of information and yields the chosen input. Different FPGA families execute slices and LUTs in a different manner. For instance, a slice on a Xilinx Virtex-II FPGA has two LUTs and two flip-flops, however a slice on a Xilinx Virtex-5 FPGA has four LUTs and four flip-flops. Likewise, the input contributions to a LUT, generally two to six, rely upon the FPGA family.
• Number of settled functional logic blocks, for example, multipliers (Registers): It is a group of flip-flops that stores a bit design. The register on the FPGA has a clock, input information, output information, and signal port. During each clock cycle, the input information is locked, stored inside, and the output information is updated to coordinate the input information. FPGA VIs utilize registers to perform functions such as holding state information, I/O synchronization, handshaking information between clock spaces, pipelining, and communicating with a host VI. Registers are a key idea in understanding timings for FPGA VIs.
• Size of memory utilized, for example, Block RAM: It is a random access memory that is instantiated all through the FPGA for storing the information. LabVIEW utilizes block memory while integrating Memory and FIFO functions. One can use these to determine how LabVIEW actualizes FIFOs and memory.
• Number of DSP48s: DSP48E is an advanced signal processing component included on certain FPGA gadget families, for example, the Xilinx Virtex-5. This component can perform various types of number operations, including a multiply adder, accumulator, and a one-or n-step counter. Additionally, it can be utilized to perform various types of logic operations, for example, AND, OR, and XOR. Nevertheless, they can materialize to perform more intricate operations, including complex multipliers and n-tap FIR channels, without utilizing any extra FPGA fabric resources. By this metric, we compute the number of DSPs utilized by the machine learning techniques.
D. RESULTS
When simulations were carried out, Multi-Layer Perceptron (MLP) reached 98.1907% accuracy. Detailing out of 11733 genuine dosages, 215 were misclassified as fake VOLUME 6, 2018 ones, and out of 1200 fake dosage, 19 were misclassified as genuine. Thus, in total, 234 misclassifications where reported. Table 2 shows the confusion matrix for the MLP classifier: Table 3 shows the final device utilization report which details the FPGA logic resources when the compile server completes the mapping or placement step of the compilation process. Here, the Device Utilization column indicates the type of FPGA element, such as slices, flip-flops, LUTs, and blocks of RAM. The Used column specifies how many of the FPGA element the compiled FPGA VI uses. The Total column specifies the total number of FPGA elements in the FPGA. Finally, the Percent column specifies the percentage of the FPGA elements that the FPGA application uses. It is also seen that it meets the requirement for supporting 40 MHz onboard clock, 80 MHz and 160 MHz. Experiments were carried out to study the error function or loss function defined by Eq. 2. The loss error rate indicates the difference between the desired and actual output. Figure 6 shows negligible loss error rate(close to zero) making MLP an efficient and powerful classifier. 
E. RELIABILITY ANALYSIS
A belief network was developed for determining the reliability analysis of MLP for the insulin pump framework which is shown in Figure 7 . As seen from the figure, the reliability is dependent on one touch meter, remote control, sensor and continuous glucose monitor. This is because these devices determine the glucose measurement to be infused into the patient's body. Failure probability for each of the components was set to find the reliability of the overall framework on three grounds viz. no security, security on the insulin pump and all devices secured. Table 4 represents the reliability of the framework in the event when there are chances of attack on the framework with 90% success rate of attack (calculated using Section III-C). Performance when one device is secured is compared to securing all devices. The security when implemented only on the one touch meter shows improvement in the system reliability by 18%. After implementing the security measures on all the components of the IMD framework, the chances of system failure are significantly reduced (0.01%). The reliability analysis is performed for various values of successful attacks ranging from a 90% success rate down to 10% chance of a successful attack on different components of the system as seen in Figure 8 . The graph shows that, as the chance of successful attacks reduce, the chance of system failure also reduces.
F. COMPARATIVE ANALYSIS
In this section, we detail the results of linear SVM compared to MLP on the grounds of machine learning performance metrics and FPGA resource utilization metrics. To do so, a linear SVM algorithm was implemented and deployed on FPGA. A linear SVM is essentially just a scalar product and can easily be implemented in FPGAs. It achieved 90.17% accuracy with precision and recall as shown in Table 5 . As seen from the table, the recall turned out to be zero. Furthermore, FPGA parameters utilization results for final device utilization(placement) for linear SVM are shown in Table 6 : FIGURE 8. System failure probability vs attack success rate probability . Table 7 shows the comparative analysis of the proposed MLP model with linear SVM on metrics such as accuracy, precision, recall, f1-score and time complexity. The results show that MLP has higher accuracy, precision, recall, f1-score with respect to linear SVM. The time complexity of linear SVM is of order ns 3 where n is the number of features and s is the number of samples [10] . This shows, the higher the sample size, the higher is the time complexity of the linear SVM.
To conclude, accuracy is an important performance measure and proportional to the ration of accurately predicted observations to the total number of observations. However, besides accuracy, other metrics are equally important. Linear SVM reached 90.17% accuracy by setting all output labels to 0 without any calculations, or the other way around to 9.27%. In other words, it has those values of precision and recall which falls under accuracy paradox. Precision and recall is an important measure for a reliable and efficient system. Precision is the ratio of correctly predicted positive observations to the total predicted positive observations. High precision relates to the low false positive rate. It is possible to have a classifier with a very high accuracy, with all the output labels as constant. As seen from the results, linear SVM is not efficient in comparison to MLP. They output recall and precision close to 0, to reach to a fair amount of accuracy. Nevertheless, they utilize fewer FPGA resources since the training of linear SVM's is less compared to MLP. In summary, MLP achieve better accuracy, precision, and recall, but it comes at a slightly higher resource utilization on the FPGA. However, FPGA codes can utilize optimization techniques, such as using threaded and vectorized functions for optimized performance as in the Intels MKL DNN library, to further reduce resource utilization, thus making them very attractive for machine learning applications. This presents numerous potential avenues for future work, as described next.
V. INTEGRATION WITH OTHER MEDICAL DEVICES AND EXISTING WORK
Neural network algorithms, such as MLP, recurrent neural networks, etc. can be applied to medical devices to thwart intrusion efforts by unauthorized users. The proposed work will provide a strong foundation for enhancements in this critical area related to health and public safety. The approach is not only efficient and robust, but is also real-time which is an important requirement when patient health is concerned. The work can be further extended to be tested on real-world communication systems with processing capabilities such as FPGA, on not only insulin pumps but also on other medical devices such as deep brain simulators and cardioverter defibrillator. The extended work can be implemented on a testbed with a large number of mobile nodes which will allow us to experiment the efficiency of the algorithms in the presence of mobile networks. The work will provide a big boost to the upcoming research area of real-time machine learning as opposed to machine learning on pre-acquired or stored data.
Neural implants such as deep brain stimulators are intended to stimulate certain regions of the brain for the treatment of various chronic diseases such as Parkinsons disease, chronic pain, tremors, movement disorders, and psychiatric treatment. As this happens, addressing brain implants security will be a key challenge. For instance, patients may endeavor to self-endorse raised states of mind or expanded initiation in the cerebrum, or programmers may endeavor to program the stimulation treatment. Security in such devices plays a vital role since it can directly affect the mental, emotional, and physical state of human bodies. Similar technique can be applied to brain implants to learn the consecutive implant patterns inorder to predict if the attack has occurred or not. Deep brain stimulators hold the potential to be ubiquitous, mechanically fit, thereby addressing more extensive clinical needs. A pacemaker or cardioverter defibrillator has the ability to monitor patients heart rate and stimulate the heart when cardiac arrest occurs. A multi-layer security scheme for pacemaker focusing on data, network and application layer can be implemented. Utilization of ECG as a biometric signal can be investigated in these devices. At the application layer, the QRS complex of ECG signals can be used. QRS is memory-intensive so the approximation can be made using approximation functions. Implementation of Direct Sequence Spread Spectrum (DSSS) based encryption to remove the time varying nature can be included. This ensures that only authorized users can recover the coefficients. To address the temporal evolution of ECG signal, we can use the proposed algorithm at the data layer. Compared with the original work of simple distance comparison, authentication through deep learning scheme reaches higher accuracy with no complicated process of eliminating abnormal beats.
The techniques described in the literature can be broadly classified into two categories, namely intrusion avoidance techniques and intrusion detection techniques. Intrusion avoidance techniques, as the name suggests, utilize methods such as biometric approaches, distance/proximity based approaches, or key management to avoid any unauthorized people from hacking into the medical devices [31] . While each of these techniques have their distinct advantages as shown in Table 1 , they also have their own set of challenges. For example, biometric approaches have the challenge that sample collection process is susceptible to environmental conditions and user training. Likewise, key management techniques have the challenge with slow computation. There are multiple aspects of the work that has been presented in this paper that can be used in conjunction to address some of the challenges with intrusion avoidance techniques. For example, one could design a metric based around the Bayesian network to predict the reliability of the approach and seamlessly switch to a intrusion detection technique, if needed. Likewise, machine learning based approach can be used to reduce the susceptibility of the sample collection process for user training. Key management techniques suffer from the drawback that they are slow. Parallel processing on FPGA can be used to implement algorithms for key authentication, similar to how the proposed MLP has been implemented in this paper.
A hybrid system that uses both the intrusion avoidance and detection scheme can also be designed, as indicated by the arrow in Figure 9 . In such a hybrid system, traditional intrusion avoidance techniques would be used first and when they fall below a reliability metric, the hybrid system could switch to the FPGA-based MLP algorithm. Since the algorithm is implemented on a chip and is resource optimal, it could be made an integral part of the system.
VI. CONCLUSIONS
Insulin pumps for diabetic therapy provide clinically vital and expanding benefits for individuals with diabetes. Security plays an important role in such devices since they affect directly the health of the patient. This paper presents a novel MLP approach tested on a hardware chip i.e. FPGA to compute the memory and storage requirement. It is seen that neural networks are highly efficient for providing intrusion detection for security of insulin pumps. In other words, it reaches approximately 99% accuracy in classifying genuine vs fake glucose measurements. The memory and storage requirements are more in comparison to linear SVM because the amount of training is less in comparison to MLP. However, they are highly efficient and powerful systems. Nonetheless, achieving such a high accuracy when it is concerned to the patient's health, makes them robust and strong systems to spark next technological innovations. Additionally, the reliability of the overall system computed via Bayesian network methodology is enhanced by 18% when only one device is secured, and more than 90% when all devices are secured. 
